



The CELL Architecture and Applications

2nd Seminar on Service Quality Evaluation in Wireless Networks

12 June 2007

Universität Stuttgart

Institute of Communication Networks and Computer Engineering

Frank Mösele, Piergiorgio Sartor, Oliver Erdler

{moesle, sartor, erdler}@sony.de

Sony Deutschland GmbH

European Technology Center Stuttgart



Overview

- 1. Introduction into the CELL architecture**
- 2. Today's CELL applications**
- 3. Video Processing on CELL**



SONY's 1st LCD TV (2000)

- Motion adaptive de-interlacing algorithm
- **Software solution on TriMedia**



European high end CRT (2003)

- **PICTUREPower™**
 - Motion-compensated 100Hz up-conversion
 - 3D-noise reduction + Picture Improvement
- **First software based TV platform**
- Hybrid: Two co-processor ASICs and DSP algorithms
- TriMedia / Viper



VAIO Product Line (since 2004)

- EuTEC **Motion Reality LE** in VAIO Products worldwide
- Offers best video quality in today's PC market
- x86 Architecture



Digital Still Camera (2005)

- Algorithms for Noise Reduction
- Algorithm Model Development



Wega Engine 2006

- Segmentation algorithm for picture improvement
- Noise Measurement
- Reference model and hardware design



CELL: Blu-ray Player / Game Library

- Video Post Processing library
- High optimization for full HD processing

2005/2006/2007: High Frame Rate Project

- Algorithm Development for MCFC
- ASIC for WXGA model and FHD model




2003: Sonys first „ Software TV“ in Europe

- **Advantages:**
 - less components
 - flexible configurations
 - „rapid prototyping“



Problem: DSP performance

Solution: Hybrid system
(ASIC + DSP)



The CELL Architecture



Kutaragi-san (Sony Computer Entertainment, ~2001):

„Let’s develop a chip, which is 1000 times faster than current graphics / multimedia processors“



**→ CELL architecture
by IBM, Sony and Toshiba**

CELL block diagram



- 9 processors in one package





CELL block diagram: PPU



CELL block diagram: SPU



CELL block diagram: bus




Three levels of parallelism in one chip

1. **processors**
2. **instructions**
3. **data**


Parallelisation on multiple processors

- **Distribute algorithms over several processors**
- **Could be multiple SPUs, or SPUs+PPU**



Parallelisation on instruction level

- Each SPU has 2 parallel instruction paths
- asynchronous DMA is possible




- **128 Bit SIMD architecture**

- 16 * Byte
- 8 * Short
- 4 * Integer
- 4 * Single Precision Float
- 2 * Double Precision Float



Example: $c = a + b$

→ `c = spu_add(a,b)`




Today's CELL Applications

- **Sony OS on PS3**
 - used by Game Developers
 - good support by Sony
 - includes many easy-to-use libraries (audio/video codecs, I/O drivers ...)
 - full system access including RSX

- **Linux on PS3**
 - no Sony developer support
 - restricted system access
 - no libraries included, but extensible

- **IBM Dual CELL Blade**
- **Mercury PCI Accelerator Board**



```


dttccms
@Access (Version 1.5 Wed Aug 16 21:10:43 2006)
Boot Loader SE Version 1.6.0 (Build ID: 1982.20623, Build Date: 2007-03-21 19:09
:17)
SRK Version: 160,006
Copyright (C) 2006 Sony Computer Entertainment Inc. All Rights Reserved.
[INFO] === eXtreme Data Rate Memory Subsystem ===
[INFO] (Configured Memory Size per single XIO channel: 156 Mbytes.)
[INFO] XIO channel[0] is available.
[INFO] XIO channel[1] is available.
[INFO] --- Total 612 Mbytes are now in use.
[INFO] SPU enable (0, 1, 2, 3, 4, 5) 11111111
[INFO] BE:3.1, SE:DS.2
Cell OS SMC1.6.0 006 (release build: r20623 20070321.191441)
Copyright 2007 Sony Computer Entertainment Inc.
Revision: 20452
Status: Wed Mar 21 19:14:41 JST 2007
lv2[0]: total memory size: 502MB
lv2[0]: kern memory size: 248M (heap:9192K page pool:1024K)
lv2[0]: user memory size: 462MB
lv2[2]:
lv2[2]: Cell OS Lv-2 32 bit version 1.6.0
    
```



Folding@home distributed computing

- **Stanford university project**
 - Calculation of protein foldings for the research of Alzheimer, Parkinson and Cancer
- **Project runs since year 2000, mainly on Intel CPUs**
- **Sony PS3 joined in 2006**
- **Statistics** (29 May 2007)


OS	Achieved TFlops	Processors
Windows	186	1,712,355
Linux	42	228,944
PS3	602	139,659




Video Processing on CELL

Streaming Server
Streaming Client

CELL as streaming server



CELL as streaming client




Problem: Video streams have very different properties

- Codecs (MPEG1 – MPEG4/AVC)
- Frame Rate <15Hz – 120 Hz
- Resolution <320x240 – 1920x1080
- Raw data rate 20 Mbit/s – 4 GBit/s

flexible
architecture
needed


CELL as streaming client



- Decryption
- Decoding
- De-Interlacing
- Sharpness Enhancement
- Block Noise Reduction
- Frame Rate Conversion
- Scaling
- Colour Space Conversion

→ Sony Stuttgart activities

Video Processing System Overview



- **Compression causes artefacts in the stream**
 - blocking
 - ringing
 - ...

**Block Noise Reduction
Error Concealment**
- **Artefacts depend on the codec**
- **Stream may have had bad quality before streaming**
 - low contrast due to bad illumination
 - low sharpness, blurring
 - noise
 - shaky camera motion
 - ...

**Contrast Enhancement
Sharpness Enh.
Noise Reduction
...**

→ Flexible artefact reduction algorithms needed

- **Frame rate in video stream may differ from display rate**
 - Internet Streams (variable frame rate)
 - Digital Still Camera videos (15 Hz)
 - 24p film material
 - NTSC video (60Hz) in PAL regions (50Hz)
- **Algorithms**
 - Frame Drop / Repeat → small displays
 - Blending → small/medium displays
 - Motion Compensation → large displays



→ Flexible picture improvement algorithms needed



Demo: Frame Rate Conversion

- Demo

- **Streams must be adapted to the display's properties**
- **Scaling**
 - Pixel Repetition for small changes
 - Bilinear/Bicubic for medium size changes
 - Polyphase for strong downscaling
 - Super Resolution Algorithms for strong upscaling
- **Display adaptive post-processing**
 - chroma processing
 - ...



→ Flexible post processing algorithms needed

- **Processing Power**
 - CELL is 15x faster than Pentium 4 processors
 - CELL has 4x bandwidth of PCI-Express
 - SPUs are very suitable for streaming applications
 - Hardware fits well to a flexible architecture

- **But:**
 - Multi-Processor system requires communication overhead
 - SIMD architecture is only optimal for aligned data
 - Memory access is difficult due to small SPU storage

**CELL provides high performance
for real-time signal processing of
large data sets**



- + flexible software architecture**
- + fast (>3 Ghz, 8 parallel processors)**
- + freely available development environment**
- + easily accessible hardware**
- programming is complex**
- power consumption**

- **IBM Broadband Engine Resource Center**
 - <http://www-128.ibm.com/developerworks/power/cell>
- **Sony CELL information site**
 - <http://cell.scei.co.jp>
- **Barcelona Supercomputing Center**
 - <http://www.bsc.es/projects/deepcomputing/linuxoncell>