

The CELL Architecture and Applications

2nd Seminar on Service Quality Evaluation in Wireless Networks 12 June 2007 Universität Stuttgart Institute of Communication Networks and Computer Engineering

> Frank Mösle, Piergiorgio Sartor, Oliver Erdler {moesle, sartor, erdler}@sony.de

Sony Deutschland GmbH European Technology Center Stuttgart





- **1. Introduction into the CELL architecture**
- 2. Today's CELL applications
- 3. Video Processing on CELL



EuTEC-VTD R&D contribution to products





SONY's 1st LCD TV (2000)

- Motion adaptive de-interlacing algorithm
- Software solution on TriMedia

European high end CRT (2003)

- **PiCTURE**Power™
 - Motion-compensated 100Hz up-conversion
 - 3D-noise reduction + Picture Improvement
- First software based TV platform
- Hybrid: Two co-processor ASICs and DSP algorithms
- TriMedia / Viper



VAIO Product Line (since 2004)

- EuTEC Motion Reality LE in VAIO Products worldwide
- Offers best video quality in today's PC market
- x86 Architecture





EuTEC-VTD R&D contribution to products



Digital Still Camera (2005)

- Algorithms for Noise Reduction
- Algorithm Model Development



Wega Engine 2006

- Segmentation algorithm for picture improvement
- Noise Measurement
- Reference model and hardware design



CELL: Blu-ray Player / Game Library

- Video Post Processing library
- High optimization for full HD processing

2005/2006/2007: High Frame Rate Project

- Algorithm Development for MCFC
- ASIC for WXGA model and FHD model

European Technology Center Frank Mösle



SONY




2003: Sonys first " Software TV" in Europe

- Advantages:
 - less components
 - flexbile configurations
 - "rapid prototyping"









The CELL Architecture




Kutaragi-san (Sony Computer Entertainment, ~2001):

"Let's develop a chip, which is 1000 times faster than current graphics / multimedia processors"


→ CELL architecture by IBM, Sony and Toshiba








CELL block diagram: PPU



European Technology Center Frank Mösle




CELL block diagram: SPU





CELL block diagram: bus



SONY




Three levels of parallelism in one chip

- 1. processors
- 2. instructions
- 3. data






- Distribute algorithms over several processors
- Could be multiple SPUs, or SPUs+PPU





- Each SPU has 2 parallel instruction paths
- asynchronous DMA is possible







Data Level Parallelisation

• 128 Bit SIMD architecture

- 16 * Byte
- 8 * Short
- 4 * Integer
- 4 * Single Precision Float
- 2 * Double Precision Float





Example: c = a + b

 \rightarrow c = spu_add(a,b)



Today's CELL Applications



CELL platforms

- Sony OS on PS3
 - used by Game Developers
 - good support by Sony
 - includes many easy-to-use libraries (audio/video codecs, I/O drivers ...)
 - full system access including RSX

• Linux on PS3

- no Sony developer support
- restricted system access
- no libraries included, but extensible
- IBM Dual CELL Blade
- Mercury PCI Accelerator Board









Number crunching on CELL

distributed computing




Folding@home

- Calculation of protein foldings for the research of Alzheimer, Parkinson and Cancer
- Project runs since year 2000, mainly on Intel CPUs
- Sony PS3 joined in 2006

• Statistics (29 May 2007)

OS	Achieved TFlops	Processors
Windows	186	1,712,355
Linux	42	228,944
PS3	602	139,659



SONY




Video Processing on CELL

Streaming Server Streaming Client

European Technology Center Frank Mösle



CELL as streaming server




European Technology Center Frank Mösle

Confidential & Proprietary

SONY




CELL as streaming client






CELL as streaming client









• Compression causes artefacts in the stream

- blocking
- ringing

Block Noise Reduction Error Concealment

- Artefacts depend on the codec
- Stream may have had bad quality before streaming
 - low contrast due to bad illumination
 - low sharpness, blurring
 - noise
 - shaky camera motion

- ...

Contrast Enhancement Sharpness Enh. Noise Reduction

...

\rightarrow Flexible artefact reduction algorithms needed



• Frame rate in video stream may differ from display rate

- Internet Streams (variable frame rate)
- Digital Still Camera videos (15 Hz)
- 24p film material
- NTSC video (60Hz) in PAL regions (50Hz)

• Algorithms

- Frame Drop / Repeat
- Blending
- Motion Compensation
- \rightarrow small displays
- → small/medium displays
- \rightarrow large displays





\rightarrow Flexible picture improvement algorithms needed





Demo: Frame Rate Conversion

• Demo



• Streams must be adapted to the display's properties

• Scaling

- Pixel Repetition for small changes
- Bilinear/Bicubic for medium size changes
- Polyphase for strong downscaling
- Super Resolution Algorithms for strong upscaling
- Display adaptive post-processing
 - chroma processing

- ...

\rightarrow Flexible post processing algorithms needed









Processing Power

- CELL is 15x faster than Pentium 4 processors
- CELL has 4x bandwidth of PCI-Express
- SPUs are very suitable for streaming applications
- Hardware fits well to a flexible architecture


• But:

- Multi-Processor system requires communication overhead
- SIMD architecture is only optimal for aligned data
- Memory access is difficult due to small SPU storage

Summary



- CELL provides high performance for real-time signal processing of large data sets
- + flexible software architecture
- + fast (>3 Ghz, 8 parallel processors)
- + freely available development enviroment
- + easily accessible hardware
- programming is complex
- power consumption





- IBM Broadband Engine Resource Center
 - http://www-128.ibm.com/developerworks/power/cell
- Sony CELL information site
 - http://cell.scei.co.jp
- Barcelona Supercomputing Center
 - http://www.bsc.es/projects/deepcomputing/linuxoncell

